Development of a benchtop electrochemical impedance spectroscopy (EIS) set-up for novel neuromorphic material evaluation

Home / Student Life / Internships, Research and Professional Development / Research / Opportunities / Development of a benchtop electrochemical impedance spectroscopy (EIS) set-up for novel neuromorphic material evaluation
Sponsoring College, Department, School or Center: 
ECEE
Faculty Name: 
Dr. Yago Gonzalez Velo
Preferred Skills or Majors: 

Electrical Engineering, Physics or Material Science with instrumentation courses

Compensation: 
unpaid
Closing Date: 
April 1, 2021
Location or Campus: 
Tempe
Hours Per Week: 
8-10

Desired Academic Year: 
Sophomore
Junior
Senior
Project Description: 

Electrochemical Impedance Spectroscopy (EIS) is a technique that provides measurement of the impedance of a device/structure as a function of frequency and as such provides an very interesting tool to characterize different phenomena such as diffusion, redox reaction, porosity of materials, electrode/electrolyte modifications occurring due to time and or electrical stress. As such it has been used in the area of research to characterize new materials, as well as in the area of reliability to characterize batteries and solar junction/panels.
We are interested in this work in evaluating the capability of developing a benchtop EIS EIS system that could provide insight on novel materials, particularly nanoionics materials used in novel neuromorphic computing/ Non Von Neuman solutions.
Typical design and prototyping steps are expected to be conducted in this project including system architecture prototyping, printed circuit board (PCB) designs and testing. Firmware will certainly be needed to automate the system (using an FPGA or an Arduino). As such a team of student working on both hardware and firmware is expected to be adequate for this project which will lead to a student honors thesis. The prototyping is expected to be conducted around a CN0510 from Analog Devices (https://www.analog.com/en/design-center/reference-designs/circuits-from-...) an integrated circuit recently introduced towards reduced SWAP-C of EIS systems.



Application Instructions and Contact Info: 

Send email to :yago.gonzalezvelo@asu.edu and Michael.kozicki@asu.edu listing the topic title in the email subject and attaching a resume. Provide in the email a brief paragraph explaining who you are and your motivation , maximum 200 words.